

SYCL – A gentle Introduction

Thomas Applencourt - apl@anl.gov, Abhishek Bagusetty

Argonne Leadership Computing Facility
Argonne National Laboratory
9700 S. Cass Ave
Argonne, IL 60349

Table of contents

1. Introduction
2. DPCPP ecosystem

3. Theory
 - Context And Queue
 - Unified Shared Memory

4. Kernel Submission
5. Buffer innovation
6. Conclusion

Introduction

What programming model to target Accelerator?

- CUDA¹ / HIP² / OpenCL³
- OpenMP (pragma based)
- Kokkos, raja, OCCA (high level, abstraction layer, academic project)
- SYCL (high level) / DPCPP⁴
- Parallel STL⁵

¹Compute Unified Device Architecture

²Heterogeneous-Compute Interface

³Open Computing Language


⁴Data Parallel C++

⁵SYCL implementation exist <https://github.com/oneapi-src/oneDPL>

What is SYCL™?

1. Target C++ programmers (template, lambda)
 - No language extension
 - No pragmas
 - No attribute
2. Borrow lot of concept from battle tested OpenCL (platform, device, work-group, range)
3. Single Source (two compilation pass)
4. **Implicit or Explicit data-transfer**
5. SYCL is a Specification developed by the Khronos Group
(OpenCL, SPIR, Vulkan, OpenGL)
 - The current stable SYCL specification is SYCL2020

SYCL Implementation



⁶Credit: Khronos groups (<https://www.khronos.org/sycl/>)

What is DPCPP?

- Intel implementation of SYCL
- The name of the SYCL-aware Intel compiler⁷ who is packaged with Intel OneAPI SDK.
- Intel SYCL compiler is open source and based on LLVM
<https://github.com/intel/llvm/>. This is what is installed on ThetaGPU, hence the compiler will be named `clang++`⁸.

⁷So you don't need to pass `-fsycl`

⁸I know marketing is confusing...

How to install SYCL: Example with Intel implementation

- Intel implementation work with Intel and NVIDIA Hardware
 1. Install from source
<https://github.com/intel/llvm/issues>
 2. Use apt-get
 3. Download OneAPI pre-installed binary
 4. Ask your sys-admin to install it for you :)

DPCPP ecosystem

DPCT: CUDA to DPCPP translator⁹

1. This is **not** a CUDA to DPCPP source to source compiler.
2. "Tool Assisted Porting"

⁹<https://software.intel.com/content/www/us/en/develop/documentation/oneapi-programming-guide/top/software-development-process/migrating-code-to-dpc/migrating-from-cuda-to-dpc.html>

oneMKL interfaces are an open-source implementation of the oneMKL Data Parallel C++ (DPC++) interface according to the oneMKL specification. It works with multiple devices (backends) using device-specific libraries underneath.

<https://github.com/oneapi-src/oneMKL>

¹⁰ <https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/onemkl.html>

The Intel® oneAPI DPC++ Library is a companion to the Intel® oneAPI DPC++/C++ Compiler and provides an alternative for C++ developers who create heterogeneous applications and solutions. Its APIs are based on familiar standards—C++ STL, Parallel STL (PSTL), Boost.Compute, and SYCL—to maximize productivity and performance across CPUs, GPUs, and FPGAs.*

¹¹<https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/dpc-library.html>


Theory

A picture is worth a thousand words¹²

OpenCL Class Diagram

The figure below describes the OpenCL specification as a class diagram using the Unified Modeling Language¹ (UML) notation. The diagram shows both nodes and edges which are classes and their relationships. As a simplification it shows only classes, and no attributes or operations.

Annotations	
Relationships	
abstract classes	{abstract}
aggregations	◆
inheritance	Δ
relationship navigability	^
Cardinality	
many	*
one and only one	1
optionally one	0..1
one or more	1..*



¹ Unified Modeling Language (<http://www.uml.org/>) is a trademark of Object Management Group (OMG).

¹²and this is a UML diagram so maybe more!

Theory

Context And Queue

(Platform ->) Devices -> Context -> Queue

1. (A platform a collection of devices sharing the same backend)
2. A context is a bundle of devices used for memory isolation
3. A queue use a context and a device to dispatch work or to allocate memory

```
1 #include <CL/sycl.hpp>
2 namespace sycl = cl::sycl;
3
4 int main() {
5     sycl::platform P(sycl::gpu_selector{});
6     sycl::device D = P.get_devices(sycl::info::device_type::gpu)[0];
7     sycl::context C(D);
8     sycl::queue Q(C,D);
9 }
```

A note on Difference with CUDA/Hip

1. Context are explicit! You need to take care of them
2. Contexts are used for memory isolation.
3. In particular, a kernel submitted to a queue (Q1) can only access memory that has been allocated in the same context as the one used to create Q1.

How to create a Queue

Explicit

```
1 #include <CL/sycl.hpp>
2 namespace sycl = cl::sycl;
3
4 int main() {
5     sycl::platform P{sycl::gpu_selector{}};
6     sycl::device D = P.get_devices(sycl::info::device_type::gpu)[0];
7     sycl::context C(D);
8     sycl::queue Q(C,D);
9 }
```

Implicit

```
1 #include <CL/sycl.hpp>
2 namespace sycl = cl::sycl;
3
4 int main() {
5     sycl::queue Q{sycl::gpu_selector{}};
6     // sycl::device D = Q.get_device();
7     // sycl::context C = Q.get_context();
8 }
```

A note on Queue

- Queue are out-of-order by default
- Queue submissions is asynchronous¹³

¹³Use event to synchronize

Theory

Unified Shared Memory

Unified Shared Memory

All the info here: <https://www.khronos.org/registry/SYCL/specs/sycl-2020/html/sycl-2020.html#table.USM.allocation.characteristics>

Allocate memory on a device:

- `sycl::malloc_device` Only accessible on this device
- `sycl::malloc_shared` Accessible on device and on the host¹⁴

API:

- `sycl::malloc_device` and `sycl::malloc_shared` are bound to a Context and a Device
- Hence to a Queue

¹⁴And possibly on other device too

Allocation example

Explicit

```
1 #include <CL/sycl.hpp>
2 namespace sycl = cl::sycl;
3
4 int main() {
5     sycl::platform P{sycl::gpu_selector{}};
6     sycl::device D = P.get_devices(sycl::info::device_type::gpu)[0];
7     sycl::context C(D);
8     sycl::queue Q(C,D);
9     const int N{1729};
10    float *A = sycl::malloc_device<float>(N,D,C);
11 }
```

Implicit

```
1 #include <CL/sycl.hpp>
2 namespace sycl = cl::sycl;
3
4 int main() {
5     sycl::queue Q{sycl::gpu_selector{}};
6     const int N{1729};
7     float *A = sycl::malloc_device<float>(N,Q);
8 }
```

First Trivia: Problem?

```
1 #include <CL/sycl.hpp>
2 namespace sycl = cl::sycl;
3
4 int main() {
5     const int N{1729};
6
7     sycl::queue Q1{sycl::gpu_selector{}};
8     float *A = sycl::malloc_device<float>(N,Q1);
9
10    sycl::queue Q2{sycl::gpu_selector{}};
11    float *B = sycl::malloc_device<float>(N,Q2);
12
13    Q1.memcpy(A,B,N*sizeof(float)).wait();
14 }
```

Fixed, one context to rule them all!

```
1 #include <CL/sycl.hpp>
2 namespace sycl = cl::sycl;
3
4 void f_implicit(const int N){
5     sycl::queue Q{sycl::gpu_selector{}};
6     // One queue == One context
7     float *A = sycl::malloc_device<float>(N,Q);
8     float *B = sycl::malloc_device<float>(N,Q);
9     Q.memcpy(A,B,N*sizeof(float)).wait();
10 }
11
12 void f_explicit(const int N){
13     sycl::platform P{sycl::gpu_selector{}};
14     sycl::device D = P.get_devices(sycl::info::device_type::gpu)[0];
15     sycl::context C(D);
16
17     sycl::queue Q1(C,D);
18     // 2 Queues but same context!
19     float *A = sycl::malloc_device<float>(N,Q1);
20     sycl::queue Q2(C,D);
21     float *B = sycl::malloc_device<float>(N,Q2);
22     Q1.memcpy(A,B,N*sizeof(float)).wait();
23 }
24
25 int main(){
26     const int N{10}; f_explicit(N); f_implicit(N);
27 }
```

Pit-stop summary: Context, queue and USM

1. Platform->Devices->Context->Queue
2. Unified Shared Memory Allocation

Parallel for


1. Define your kernel (as a functor)
2. Use a parallel for + range to submit you kernel to a Queue.

```
1 #include <CL/sycl.hpp>
2 #include <numeric>
3 namespace sycl = cl::sycl;
4
5 int main() {
6     const int N{1729};
7     sycl::queue Q{sycl::gpu_selector{}};
8     int *A = sycl::malloc_shared<int>(N, Q);
9     Q.parallel_for(N, [=](sycl::item<1> id) { A[id] = id; }).wait();
10    assert(std::accumulate(A, A+N, 0.) == N*(N-1)/2);
11 }
```

Kernel Submission

Submitting Kernel

- A kernel is submitted to a Queue
- The kernel is invoked once for each **work item**¹⁵
- **local work size** Work items are grouped into a **work group**¹⁶
- The total number of all work items is specified by the **global work size**



¹⁵similar to *MPI_rank*

¹⁶similar to *pragma omp simdlen/safelen*

¹⁷Credit The OpenCL Programming Book by Fixstars

Implicit Loop: Example!

```
1 global_work_size = 24 ; local_work_size = 8
```

SYCL / OpenCL / CUDA / Hip:

```
1 Q.parallel_for(sycl::nd_range<1>(sycl::range<1>(global_work_size),
2                                     sycl::range<1>(local_work_size)),
3                                     kernel);
```

OpenMP:

```
1 const int group_work_size = global_work_size / local_work_size;
2 #pragma omp team distribute
3 for (int group_id=0; group_id++; group_id < group_work_size){
4     #pragma omp parallel for simd
5     for (local_id=0; local_id++; local_id < local_work_size) {
6         const int global_id = local_id + group_id*local_work_size
7         mykernel(global_id, local_id)
8     }
9 }
```

Buffer innovation

Memory management: SYCL innovation

1. Buffers **encapsulate** your data
2. Accessors **describe** how you access those data
3. Buffer destruction will cause **synchronization**

Buffer Example

```
1 #include <CL/sycl.hpp>
2 namespace sycl = cl::sycl;
3
4 int main(int argc, char **argv) {
5     const int N= 100;
6     std::vector<int> A(N);
7     sycl::queue Q;
8     {
9         sycl::buffer bufferA{A};
10        Q.submit([&](sycl::handler &cgh) {
11            sycl::accessor accessorA{bufferA, cgh,
12                                sycl::write_only, sycl::no_init};
13            cgh.parallel_for(N, [=](sycl::id<1> idx) { accessorA[idx] = idx;});
14        });
15    }
16    for (size_t i = 0; i < N; i++)
17        std::cout << "A[ " << i << " ] = " << A[i] << std::endl;
18 }
```

Conclusion

Conclusion

1. For better or worse, SYCL is C++
2. Many vendors (Intel, Nvidia, AMD) and hardware (CPU, GPU, FPGA) supported
3. Implicit data-movement by default (Buffer / Accessors concepts)

Lot of goods resources online

SYCL 2020 Spec

1. [https://www.khronos.org/files/sycl/
sycl-2020-reference-guide.pdf](https://www.khronos.org/files/sycl/sycl-2020-reference-guide.pdf)
2. [https://www.khronos.org/registry/SYCL/specs/
sycl-2020/pdf/sycl-2020.pdf](https://www.khronos.org/registry/SYCL/specs/sycl-2020/pdf/sycl-2020.pdf)

Examples

1. <https://github.com/alcf-perfengr/sycltrain>
2. [https://github.com/codeplaysoftware/
computecpp-sdk/tree/master/samples](https://github.com/codeplaysoftware/computecpp-sdk/tree/master/samples)
3. <https://github.com/jeffhammond/dpcpp-tutorial>

Documentations (online and books)

1. <https://sycl.tech/>
2. Mastering DPC++ for Programming of Heterogeneous Systems
using C++ and SYCL (ISBN 978-1-4842-5574-2)

Q&A

Thank you! Do you have any questions?

Hands-on

```
# Assuming you are already theta
git clone https://github.com/alcf-perfengr/sycltrain
# Then read the readme in
cat ./sycltrain/presentation/2021_08_05_ATPESC/README.md
```